AD-A274 757



REPORT DOCUMENTATION PAGE

Form Approved OMB No. 0704-0188

Public reporting burden for this collection of information is estimated to average 1 hour per response including the time for reviewing instructions searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information including suggestions for reducing this burden to Washington Headquarters Services. Directorate for information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204. Arlington, VA 22202-4302, and to the Office of Management and Budget. Paperwork Reduction Project (0704-0188). Washington, DC 20503.

ECEDE TODE: and to the Office of Management and bodget. I ap	comora reduction respect to the distribution of the		
1 AGENCY USE ONLY (Leave blank)	2 REPORT DATE	3 REPORT TYPE AND DATES COVERED	
	October 1993	Professional Paper	
4 TITLE AND SUBTITLE	5 FUNDING NUMBERS		
DEMONSTRATION OF MONOLITHIC AND CMOS DEVICES ON THE SAME	PR: EEB3 PE: 0602234N		
6 AUTHOR(S)		WU: DN313033	
P. R. de la Houssaye, M. J. Burns, W. S. l G. A. Garcia, and L. P. Lee	Ruby, S. D. Russell, S. R. Clayton,		
7 PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES)	8. PERFORMING ORGANIZATION	
Naval Command, Control and Ocean Su RDT&E Division San Diego, CA 92152-5001	REPORT NUMBER		
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)		10. SPONSORING/MONITORING AGENCY REPORT NUMBER	
Naval Command, Control and Ocean Su RDT&E Division	rveillance Center (NGCOSC)		

11. SUPPLEMENTARY NOTES

12a. DISTRIBUTION/AVAILABILITY STATEMENT

San Diego, CA 92152-5001

Approved for public release; distribution is unlimited.

94-01576

13. ABSTRACT (Maximum 200 words)

This paper reports the first fabrication of active semiconductor and high temperature superconducting (HTS) devices on the same substrate. Complementary Metal-Oxide-Semiconductor (CMOS) transistors were fabricated on the same sapphire substrate as either YBCO flux-flow transistors (FFTs) or YBCO superconducting quantum interference devices (SQUIDs). All devices functioned as expected at 77 K without degradation, demonstrating that a compatible process has been found to monolithically integrate adjacent CMOS and HTS devices.

Published in Proceedings of the 51st Annual Device Research Conference, June 1993.

14. SUBJECT TERMS Active Semiconductors	High Temperature Superconducting (HTS) Devices		15. NUMBER OF PAGES
Transistors Superconductive Electronics			16. PRICE CODE
17. SECURITY CLASSIFICATION OF REPORT	18 SECURITY CLASSIFICATION OF THIS PAGE	19. SECURITY CLASSIFICATION OF ABSTRACT	20. LIMITATION OF ABSTRACT
UNCLASSIFIED	UNCLASSIFIED	UNCLASSIFIED	SAME AS REPORT

UNCLASSIFIED

21a NAME OF RESPONSIBLE INDIVIDUAL	21b TELEPHONE (include Area Code)	21c OFFICE SYMBOL
P. de la Houssaye	(619) 553 – 3912	Code 553
w stouddy's	1 (010) 000 0312	1 3342 000
		•
		-
	3	
	•	
		:
		•

Presented at the 51st Annual Device Research Conference, June 21-23, 1993 University of California at Santa Barbara, Santa Barbara, CA

Demonstration of Monolithic Co-fabrication of Y₁Ba₂Cu₃O₇₋₈ and CMOS Devices on the Same Sapphire Substrate

P.R. de la Houssaye^a, M.J. Burns^b, W.S. Ruby^b, S.D. Russell^a, S.R. Clayton^a, G.A. Garcia^a, L.P. Lee^b

^a NCCOSC RDTE DIV (NRaD) 553, 49375 Ashburn Rd. Rm 2, San Diego, CA 92152-7633 b Conductus, Inc., 969 W. Maude Ave., Sunnyvale, CA 94086

We report the first fabrication of active semiconductor and high temperature superconducting (HTS) devices on the same substrate. Complementary Metal-Oxide-Semiconductor (CMOS) transistors were fabricated on the same sapphire substrate as either YBCO flux-flow transistors (FFTs) or YBCO superconducting quantum interference devices (SQUIDs). All devices functioned as expected at 77 K without degradation, demonstrating

that a compatible process has been found to monolithically integrate adjacent CMOS and HTS devices.

In the seven years since the discovery of high-temperature superconductivity, the field of superconductive electronics has undergone explosive development. Due to difficulties in growing films directly on silicon, copper and oxygen contamination of the silicon layers during growth, and the high temperature environments seen in HTS growth, it has not been fully integrated with semiconductor based technology. Research has been focused on the use of superconducting interconnects between integrated circuits, which could lower chip power dissipation, reduce necessary interconnect width and pitch, and reduce dispersive loss. Several attempts have been made to fabricate HTS circuits or devices directly on Si or other semiconductor surfaces^{1,2}; these layers were of low quality and were stress limited, and no devices were fabricated in the layers.

CMOS thin-film silicon on sapphire (SOS) devices utilizing improved silicon films have achieved performance equal to or better than bulk CMOS devices³. For low temperature, low power operation, CMOS SOS has a number of advantages over other silicon technologies⁴. Additionally, one of the best substrates for

growth of YBCO layers for superconducting devices is sapphire.

Fabrication of the thin-film SOS CMOS on sapphire was performed first. Further details relating to the CMOS processing in SOS can be found in Offord³. Areas that were to later have HTS devices were initially protected from various silicon processing steps such as high energy ion implants by initially not removing the silicon layer from the area. In CMOS circuit fabrication, a layer of aluminum is typically used as the interconnect layer between devices. Aluminum, however, cannot withstand the processing temperatures incumbent in superconducting device fabrication. For short distances, this layer was replaced by a second polycide (TiSi₂) layer. After CMOS processing was complete, the silicon protective coating was removed in the HTS area and a 200 nm layer of Si₃N₄ was deposited and patterned over the CMOS devices as a final passivating layer against the oxygen plasma and copper environments seen during the YBCO growth.

YBCO devices were then fabricated on the bare sapphire adjacent to the test CMOS devices, aligned lithographically. Pulsed laser deposition (PLD) techniques were used⁵ in conjunction with a series of buffer layers⁶. For the production of grain-boundary SQUIDs, these buffer layers include final MgO and CeO layers used to produce a 45° in-plane rotation where desired. YBCO deposited over the Si₃N₄ regions was not superconducting. An amorphous Al₂O₃ layer was used as a passivation of the YBCO devices. Openings for electrical contact to both the YBCO devices and the CMOS can be made using photolithography and RIE or ion

milling and a final layer of metal can easily be patterned for a final interconnection layer.

Both bi-epitaxial and step edge SQUIDs were made with modulation voltages at 77 K as large as $40 \,\mu\text{V}/\Phi_0$. I-V curves from both p- and n-MOS devices were measured and compared with devices which did

not receive HTS processing. No significant difference was seen.

This demonstration opens up numerous other possibilities to explore the combination of these two well developed technologies. Circuits and devices that exploit the advantages of both HTS materials and SOS CMOS in order to mitigate the deficiencies of the other can be integrated together. For example, ultra-sensitive SQUIDs, bolometers, and ultra-high speed Flux-Flow Transistors and Josephson Junction based circuits (functioning at speeds of 100 GHz or more) can be combined with CMOS memories, latches, low noise amplifiers, silicon based sensors, and driving electronics.

⁶L.P. Lee, K. Char, M.S. Colclough, and G. Zaharchuk. Appl. Phys. Lett. 59, 3051 (1991).

¹ D.K. Fork, D.B. Fenner, R.W. Barton, J.M. Philips, G.A.N. Connell, J.B. Boyce, T.H. Geballe. Appl. Phys. Lett., 57, 1161, 1990.

² D.K. Fork, K. Nashimoto, T.H. Geballe. Appl. Phys. Lett., 60, 1621, 1991.

³ B.W. Offord. 4th NASA Symposium on VLSI Design 1992, University of Idaho, October 29-30, 1992.

⁴ M. Roser, S.R. Clayton, P.R. de la Houssaye, G.A. Garcia. Presented at 50th DRC, 1992. ⁵ K. Char, M.S. Colclough, S.M. Garrison, N. Newman and G. Zaharchuk. *Appl. Phys. Lett.* 59, 733 (1991).




Figure 1. Cross-sectional Schematic View of Monolithically Co-fabricated HTS and CMOS Devices




Figure 2. 3μm x 20μm PMOS I-V Curves at 300K (a) Before and (b) After Co-fabrication




Figure 3. Functional Step-edge SQUID Monolithically Co-fabricated on CMOS/SOS